Powering the Next Generation of Semiconductor Test
Elevate Logo
Call: 858 451 7240

The Digital Design Engineer is responsible for designing digital circuits used in ATE ASICs or verifying digital circuits, depending on project needs.  Will work with the project lead to define the functional requirements.  Will work with the analog team to help integrate the digital circuit into the device.  Verification entails working with the design team to understand the device functionality and creating a SystemVerilog or UVM testbench and tests to verify those functions.  May be required to define timing constraints and work with the physical implementation team to ensure a correct final result. 


  • Understand the design requirements and help with defining the final circuit 
  • Design the digital circuit using SystemVerilog 
  • Testbench and test creation for verifying the digital circuit 
  • Work with the ASIC team to help integrate digital function into the device 
  • Define timing constraints for the design 
  • Work with physical implementation team to meet timing and area constraints 


  • BS in Electrical Engineering is required 
  • 3+ years of experience in digital semiconductor circuits 
  • Experience with Cadence tool flow 
  • Understanding of verification methodology 
  • SystemVerilog proficiency 
  • Strong verbal and written communication skills 


  • UVM is a plus 
  • Experience with scripting languages is a plus 
  • Experience with benchtop or ATE testing is a plus 
Salary Range: $80,000- $180,000

ElevATE Product Selection Guide

Click below to download our latest product selection guide.


SOC Octal 500 MHz Integrated Pin Electronics/DAC/PPMU/Deskew

Download request. Please fill in the request below to receive our Mystery Datasheet.

Europa ISL55180
PDF DataSheet

Thanks for filling out our form. Click on the button below to download our PDF Datasheet.